Best NIMCET Coaching
Aspire Study
Online Classes, Classroom Classes
and More.
In modern processors, to improve performance, the CPU often overlaps the fetch, decode, and execute stages of multiple instructions. This overlapping is known as:
Instruction Pipelining
This overlapping allows multiple instructions to be processed simultaneously at different stages of the pipeline, improving throughput.
✅ Final Answer: Instruction Pipelining
Get MCA exam-wise questions, solutions, test series & updates instantly on your phone.
🚀 Install NowAspire Study Online Test Series,
Information About Examination,
Syllabus, Notification
and More.
Aspire Study Online Test Series,
Information About Examination,
Syllabus, Notification
and More.
Commented Jul 06 , 2023
0 Upvote 0 Downvote Reply
Your reply to this comment :